Lecture Notes ON COMPUTER ORGANISATION AND ARCHITECHTURE Nameta Dag TITE Scanned by CamScanner

> A conjuler system is subdivided into two functi--onal autities: O Howdware O Saffrerese.

G

At devices i.e. Computer.

Sofficiare consists of the instructions and data that the computer manipulates to perform vare'ous data provining Lork.

- A sequence & instructions for the competer is called program.
- The data that are manipulated by the proprim Canstitute the data base . . .

* In this paper we will discuss the hardware operation * of the computer system. So we well first understand * what is computer ford organisation acomposite design & computer architecture.

Computer Organization (user bound)

Computer organization means the way the hordware components operates and the way they are connected together to form the computer system. Computer Architecture (system bound) Gugater orchitecture means the

shucture and behavior of the computer agreeded

formals, the instruction set and techniques for addressing memory. * The architectural design of a computer system is deals with the specification of various functional modules, much Modules, such as processor and memory, and Schucking them together mito a completer system. Computer is a fast electronic calculating machine that accepts digit izzed niput information, processet according to a list to internally stored instruction land produces to the resulting output information A Computer Congistade five functionally modependent main posts: Input. Arithmettic & Logic und. output conted unit, + The input unit accepts loded (information) from herman operators, from electromechanical devices (keyboard of a computer or from other Camputer) through degital communication lines. I The information received is little stored in memory for later reference or Emmediately used I by the arithmatic and logic circuit to perform desired operations. -> Finally the result is sent back to the ocetsede world through output renit. -> All of these actions are coordinated by certral unit.

Scanned by CamScanner

prilante Input cuto, Memory Output Condrol, Dressem of Basic functional Units of a computer al I/U -> Now we will analyze what happens when the information fed to the competer, (Information) is of toropythes 3 in the set + date - With BUDERICHER INSTRUCTION of M/C in struction are Commands that + Govern the transfer & mantuction information within a conjuter as well as between conjuter and zo Devices. > specify the arithmeter and logic information to be performed. -> A set of most cuction that reajon a test is Called a program. Usually the program instructed nemory. I when processor fetches the instruction to execute al the procession, it brings the program from menory, pute one at a time, and perform the derived into operation. -> The computer is completely controlled by the stored program, except for possible siteral mitexcuption. DATA one numbers and encoded characters that are used as operands by the matcuckion. COMPZIER TRANSFATES THE SOURCE PROGRAM DN TO H MACHINE ANGUAGE PROGRAM.

the a

Scanned by CamScanner

Basic Operational Concepts A > The actoring of a computer in governed by m struction. I Jo perform a given task, a appropriate progra Consisting of a net of instruction is stored in the memory. Indevedual instruction is mought from the manoxy in to the processor, which executes the specified operations. - Datanto be wild as operands are also stored in memory -> A typical instruction may be Add LOCA, RO > This most ruckion add the operand at memory location Loca to the operand in a sepister inside the processor, RO, and place the scin mito RO. + The oreginal content of LOCA are preserved where as those is RO and overwithen. -> The process of execution of the instruction Can be subdevided into several steps. S first the instruction is fetched from the main memory into the processor. y Next the operand at LOCA is fetched and add to the centent of RO. I Then finally the result of new is stored in RO. > In the above instruction company access instruction with an ALV operation. YIn many modern computer these two types of operation are performed by reparate instruction for performence reason

- The same instruction can be written in tress simpleucking as follows.

Add RI, RO

> The first instruction transfers the contents of main memory Loca into processor register R1. Second historickion adds the contents of ROR R, and place the sum in RO.

Transfer between the main nemory and the processor are started, by rending the address of the nemory location to be accessed, to the memory unit and issuing the appropriate Confed stepal. Then the data are transferred to or Show the memory.

Here we will discuss with how the main memory and the processor are connected, with figure billow. It also shows a few operational details of the processor.



- Here the mideremnertion pour in not chosen explicitly there have us only descens the functional changementer - shies it the components,
- In addition to the ALD and the control exceptory, the precessor conteins the newsber of registers wind the designer strage it dates
 - The Instruction Register (IR) halds the instruction that is convently baring exercised.

Is It arefpet to available to the control concert, while genericates the timing signals that controla the various processing elements mustbed in reduceting the installetions,

The Program Conneter (PC) register keeps touck. 55 the execution of a program, It Contains the memory advegs of the invitation concernity being executed.

(Derempthe exercition of an instruction, the Candents it the PC are updated to the address

of the next instruction to be processed. -> WE CAN SAY THAT PC POINTS TO THE NEXT INSTRUCTION THAT IS TO BE FETCHED FROM THE MEMORY,

-> There are norma do general-purpose registers

RO to RAN.

-> Another top registers are there to perform the Communication with the main memory,

MARC Memory Advers Register) the MAR hold, the oddress it the location to se from which data are to be transferred.

MDR (Memory Data Register) The MOR centains the data tobe corriter mito or read out of the addressed Location. Now we will analyze a complete operating steps. I Programs reside in the main memory, and usually get there through the ripert wint. > Execution of the prog starts when the PC set to point to the first instruction of the prospecum -) The contents of the PC is transferred into the MAR and a read control signal is sent to the menony -> Atter the time required to access the memory, the first matcuction it the program is read out of the memory and loaded the into the MDR. I Next the contents of the MDR is transferred into IR. At this point the in struction is ready to the decorded and executed. > It the matuction models on operation to be performed by ALU, it is first necessary to obtain the required operand. -> It the operand resides in the memory, its address is sent to the menter MAR, and instrating a read cycle. ~ Then the operand has been read from the memory and placed meride MDR, and it may be Mangered from the MDR to ALU. I then the ALU can perform the desired operation.

It's the result into be stored in memory; then the result is sent to the MDR, and the address & the location where the data result is to be stored is send to the MAR and the correcte process mitiated. -> While an instruction is being executed, the Content of the PC are incremented so that the PC contains the address of the next instruction to be excluded. In addition to pour for data from I sometime the computer accepts data from musit device and rends data to output devicey. Thus we need some machine instruction with the ability to handle I/O transfers are provided. INTERUPT > Normal execution of a mogram may be pre--simpled it some device requires ungent servicing. To do this, the device raises an interrupt signal (An Interrupt is a request from an I/O devoce for service by the processor) The processor provide the required rervice by executing an appropriate interrupt service routere V because such interrupt alter internal state of the processor, its state must be saved in memory location before serving the interupt. is Normally the content of PC, the general registers, and some control information are stored in menacy it affer the niterupt service soutine is completed. abothe previous state of the processor in restored. I The total processor unit can be implemented with the use of VLSI chip.

etti

dy

a-

l

1

in

234

9

de.

Scanned by CamScanner

Word is the national renit of the used by crue storpert setted 32 exceptions Bus Structures Individual ports de a Computer have their respective functions, but to form an operational system, these parts must be connected in some organized way. To achieve a reasonable speed of operation a computer must be organized so that all its units can handle one full word of data at a given -) when a word is data is transferred between mits, all its bits should transferred in parallel, to de this a group de different cetter ave necessary. as) A group it were that any the concerts Ceveral devices is called la bus. -> In side a computer along with the data bus, it must here some bus for couring adress and control signals. > The singlest way & interconnect functional curits, is to use a ringle bees as shown in figure billow. Alle pearthe same came OUTPUT PROCESSOR MEMORY INPUT All churches are connected to the main key -> Because the bus can be used for any one transfer at a time, only two units can actively lise the key at a given instant.

Scanned by CamScanner

-> so be any odvantage of the single been structure is its low court and its flexibility for altaching perspheral devices.

-> But the system that contains multiple bus achieve more parallelism, so it gives a better perfor--mence but at an increased cast.

Buffer Register.

The defferent devices, connected to abus, one ranging with respect to their speed at operation. Like, the speed & keyboard, perinter is much slower than memory and preocessor.

-) But these devices must communicate with each other over a bus, anothicians transfer induanism is required.

-) So common robution is to include subser --register with the slower devices to store the information during transfers.

example

Suppose we want to transfer information from process. to printer. The processor sends the characters to printer through bus. Though a buffer register attached tothe printer and it is our electronic device, this transfer requires relatively feretime (processor to buffer seyister). One the buffer is loaded, the minke can stant printing without further interaction with processor. So the been and processor is no langer needed by the printex and can be engaged for other activity. By dies, a high speed processor is being prevented from being looked to a Now 1/0 device during a sequence It data transfer. This allows the processor to satth. " rapidly from one device to another.

Software

When a user would to enter and seen an application program, the computer must already have some system software. > System software is a collection of programs that are executed as needed to perform function such as: > Receiving and interpreting user command. > Eeutering and editing these programs and storing them as file in socandary storage.

* Managning the retrival & storage of files in secondary storage.

» Renning standard application peoplans such as spread sheets or games with data supplied by the user.

"Controlling I/o unets to receive riput information and produce output rebuilty.

- > Translating programs from source code prepared by the user into object code consisting of machine in structions.
- A Louking user wetten application programs with existing standard library routines. (Such as numerical computation package).

Some basic aspects of system Editure

) Application progra are written in highlevel language (such as C, C++, Parcal, Foston). This type & pooption not understandable by the canguter. Simulteniously the user uses the high level language progra need not know the machine level preoza.

A system rollware progralled compiler translates the highlevel language program into a suitable m/c language program. Another system program is there which is use Jull for textentry and editing program. The user of the megidian interactively executes commands that allows statements de a source progrementerat a keyboard to be accumulated in a file. A file is -acteurs ore binary data senstored in memory or in secondary storage. - Most importend system soldware is operating Systen. The second with the second The second second the second as we

Isuit Diste 05 Racting program. to e, Erg: User pregram and Os routing shering of the processare To understand basic of os, consider the system with one proceesar disk & one pronter. Benning and application program has been compiled BASSame high level language into a machine lang. fortem & spaced on the dock, > pixest step to transfer This file into memory Justien the treaufere is complete execution of progression > When the datafile is needed for enecretion of a prog., the prog. request the os tertocardy the datafile from the disk to the memory The of perform This task & passes enecretion anti back to the application program which then proceed and > Aftror completed of computation the result is read > The appl" prog again send a request to hid enecuted to cause the priate > Ans gs routine is men to preat the regults. Explanation :-

Scanned by CamScanner

Performance The way, be the performance of a computer can be meanined 23 how quickly it can executes projecus , The Speed with which a computer executes programs is allocted by the design of hand some and its machine language in Aruchang. Though the program are wreten in high level hangeage, performance is also highly attracted by the compiler that translates rigg into machine level hangenge. -> for best porformance, it is necessary to design a compiler, the machine matcuction set, and the hardcone mi a coordinade using-(Here we discuss onlyabout 4/w and meterchen set) * One of the main thing which attact the performance of the system is the prescessing speed (processor). Here us cost discuss some key parameters with absects the processor time. = cache memory. the processing time depends on the handware modbed in the execution of each individual instructions. The housquare, are process or and the memory, which are connected by bus. Here a now memory is included mixide the process to increase the performance, is called the cache memory. Could Memory Processing Main memory IL 2Ē Let us congrider the four of motion che and de date mbetween memory and processor. Althe start of

execution, all the program instructions and date are stored made the main memory. At the time of execution instruction are fetched one by one one the kers into the processor, and a copy is placed with cache, same for the data, When some most action on data needed for the second time, it is read livedy from the cache,

The processor and the cache are febricated on a minife chip, so the speed in which the process a can communicate with the cache is vory faster and also considerably vory hogto festorhan the speed in which a communicate with the main memory. A program execution can be faster it the communication between the processor and he main memory can be reduced, which is passible by using cache.

J Processor Clock.

Called as clock. The clock defines regular time intervals, called clock cycle.

To perform a machine in struction, the processor devides the m/c instruction in to sequence of some steps, and each step can be completed in one clark cycle.

-) The length P of one clock cycle is an important parameter that affects processor performances. -) The inverse is the clock rate, R = 1/P, cohich is measured in cycles per second.

) Jolays PC having clock sate feerhendred million to over a billion cycles persecond.

> cycles per second called as here? (HZ).

> million denoted by mega (M) so M12 - billour " " Giga (G) so GHZ to 500 million cycles per second = 500 MHZ. MIT & 1250 million cycles per second = 1.25 GHZ. 101 so corresponding clock period aver 2 or 0.8 nanosec. Basic Performance Equations. Let The the processor time required to execute a programme . Abber Compilation Rets consume that the complete execution of the mospeanme requires the execution of (N) machine language instructions. suppose the averagene of the basic steps needed to execute one machine most cuckions is (3), where each basic step is completed in me clack cycle. The clock rate is B cycles per second, # The program execution time is $T = \frac{NXS}{R}$ (Aus is called Basic Performance Equation) The performance parameter T is much superstand for 1 anuser, than that of N1>2R. So the user always want to reduce the value of T, which means reducing the value of N and S and increasing the value of R. -> N reduces it source may compiled noto few -> 5 reduces it instruction has a small no of beris steps to perform, > R increases lising higher frequency lock.

Scanned by CamScanner

3 Pripetening and Superscalar operations. Tellaro we discussed that motivations and executed one after mother, so the value of S is the total no ds basic steps, or clock cycles required to execute an instruction, A substantial improvement m performance can be achieved by overlapping the execution of the successive materictions Using a technique called <u>mipelining</u>. det us lonsider the instruction Add R1, R2, R3 Putuchat Au the content of P1 BR0 & place the sum Ento P3 Committeen 1/2 Argto Migraph (ideal use) Abter overlapping all middle ctions to the deal use the manimum degree possible, execution proceeds at the rate of one instruction complete in each dek cycle. Though Endividual mistry. -chan takes ceveral clock cycle to complete, but for the purpose of Computing T, the effective

Clock rate isty gde per Second Itst, is to improve the Ic tech. to make Second, Reducing the no. of basic steps enecuted in P ogie ' correction faster un of barre entirely allered by inprovements in 20 tech again affects thei teading of date one For main mentery. Again that can hardled by reserg clocke

value of S=1.

complained" set computing , Reduced in et ? set Coorpotery @ Instauction Set CISC & RISC CISO 1. complexity found in has worke . 1. Complexity on software side. (RISC) 2 - Load & Store (memory to memory) 2. Regester-to-register: Load astore functionality sound mig sigle are separate mistructions. mAtulction. 3. Lowline of code needed to provide 3. More motouctions necessary to same functionality. provide same functionality 4. Instruction are not always the 4. All instructions are of conifrom nize. Same site. 5. Instruction are difficult to decade. 5. Instruction are easier to decode because motivictions are not because do how they are estup: mitorn. Opcode will always be in the same place. 6. Difficult to use pipelining, because 6. Capable do using pipelining by matcuction needs to be broken design effectully down to smaller components at procence level. 7. I DA power PC Lise RESC Acch. + Sutel ×86 has cisc Arch. (Gaures, Cell plunes, Eniseded Chips for Cont) A compiler translates a high anguage program Ento a seguence onpiler My instruction. The complete & the proceesor are offic deephed atthe same tone to achieve best results. An optimizer Perfermance Measurement, an interpretant to reduce clock cycle is a perfermance Measurement, an interpretant to access the performance computer. Computer designers use performance evaluate the effectiveness of new features. The performance henchniger, Ist attingt to make AI as standard menchmark, for general purpose compassiful Benchmark prog-was selected in prog 1989, min medefied in 95 thing in 2000. Intermediate and the set of prog officients a method of performance Meanwark. (Prench nearly ascovide a method of comparing performance of various suf systems (CPT) mench performance Measurement. system Performance Evaluation Corporation (200 22 Spec rating So 20 profit organitation time on the xefexence computer macans 2000 time Is Kning time in the computer inder testing the program in the score bench mack inder testispeci bethe where n & me no of SPECreating the overall Prog. 27 effect of all tactor SPEC rating is a measure in attecting performance miluders f the compiler

Scanned by CamScanner

Loweller oxyonen Axeliettere Multiprocessor & Multicomputer. In M. M.M. M.M. Multiprocessors Large system nay contain a number processorierits. So they are called nultipelousser System I there systems cetter enercele à nuaber of applecation tasks in le Or & They enecute subtasks of a single Lærge task in pærealtel. All the porcesson alually access all of the meneory. In such rystens. So cated show nenby-meltipeocessor system. Add > high performance desader. > Increased comprenity & yosh tere tomore and Inter connections Aa interconnected group of complet Malticouputers as multicomputers. oupsters known as multicomputers. > Access their own memory rends, power Frank sou encetering need to comminicat mellages over a > They exchanging Continuication network, so called niesage-passing nulticomputers. Creard's They hey concept Sed fourth was introduced of a stared program jadre duced by John Von Neuman.

Scanned by CamScanner

Machine Lutracking Programs hapter-2 macher + zaky, computers are built resing logic cercret that operate on informining represented by soo valued electrical Introduction. signal 0&1. De defeue that signal as ebet of out where bit stands for binory digit. toch Representation of a no in computor system by string of bits called Binover no-s A tent charecter can also be represented by a string of with called a choractorode. whe b = 0 are 1 fore ocient Number Representation ousidern-vector B = bn -1 -- b, bo whe but alues V This vector can represent zersegned = ut ager 1 We obviously need to represent both the &-ve nor. Three systems are used for represent such system Ory Location & Adversers Main memory of a computer conserver de miller of a complement Memory Location & Adresses miformation having value 0 or 1. -> Because a bet represent a very small amount, we dant handle a bit individually. -> Normally we are dealing with them in groups of fixed size and for the main memory is organized so that a group of a depits bits can be stored on es referred ni à single operation. > That group & a bits can be called as a word of informat and soos in ' is called as the word Length (Kauper from 16+06 y bits) y to access the main memory we need distinct address for each word foration. I to we can use advers O to 2-1, where K is the bit carred by the adress bus. A word is 2 bytes (16 bit), a double word 8 bytes (32 bit), and a guad woord is 8 bytes (64 bits

Scanned by CamScanner

-> 2k adress carstitutes the adress space of the canquest and the main memory of the computer can have upto 2K coords A 24 bit adress generates on adress space of 24 (16,777,216) memory locations Luord 0 Advers K > word 1 1 b, boywood 2 bul + word 2K-1 2K-1 main memory adresses Whe contents of memory locations can either aquistan or an operand, again operand may be either number or characters. Number Suppose the word length is 32. So the figure billow shows, how a number is represented having 32 bits used lengh 32 hits 31 630 160 5, (sign bit b31=0 for the number. b31=1, for -ve number. magnitude = b3x230+ - - - + b, x21 + box2

, The magnitude that can be represented this way to be sin to to 231-1, and the number are said to be mi binary possional notation. -) The encoding format is called sign-and-magnitude representation, I conother two other representation are also used called 1's complement & 2's complement representation, 4 In both these schemes, the reprinds the number is same as sign magnitude preps, beet differes in the way in which -ve numbers are represented. I suffle rign bit (b3,) are is same for all the three Schemes. -) The 2's camplement repr" is the most suitable one. characters. character can be letters on the alphabet, decimal digit, punctuation mayic, all other symbols, and so on. - They are represented by codes that are usually 6 to 8 bit lang. + bellow we saw how the AscII code can be stored in a 32 bit word. 8 bits 8 bits 8 bits 8 bits In an MSCULFILLE ASCII CHARACTERS -> is the most common up to the the top of the the top of the the top of the the top of formet ranges typically 16 to by bits. For 94 is difficult to to assign destinct add xueses to indivisual bit Locations in The memory. The most precisical assignment is to have enceeded addressles refer to auccessive by fe

Scanned by CamScanner

There are two wards that by te addresses can be assigned access wards one Big endian reseduit There are tivo Lower Instructions by the addresses are used for why signeficiant by the soard. The Kittle bada as a ted for apposite or dering to here the Lawer BIG-ENDIAN & LITTLE - ENDIAND ASSGNMENTS word Bife Addres A3241. 2 0 3 0 4 5 6 7 4 4 7 2"4 2-1 2"2 2"3 2"-2 2-4 2-4 23 21-2 2-1 Latte-ender anno endicunassignment., Bizy byte addresses are rised for Les significa of the coold the woord has inder sign It & Less significat are used in stell to be weights (power of 2) assigned to bits our use word Scepteseats a minimizer eurial M/c d - > For encoding data Aliegoment -> dabelling bets from Left tought by, bi - bord Length by tes Ficant the ohen Appl.M. Compiler Word 32 bit, then the natural woord brendarie occuere at addresses 0,4,8. If it is the case then we say the worred locations have aligned addresses. And it is not mondatory to begin the words at aligned and as done to the previous case. So if the words begin at an arbitrary byte address, then we say the words have condigned address.

Memory Operations-2 Basic operations -(i) LOAD (on Read or Fetch) (ii) SORE (on Write) Load op & for a copy of the contents of a specific memory location to the processor. store opro toransforres an item of information form the processor to a specific memory locations. Instanction & Dustanction Sequence, reading sender for a clair of a chart of 4 Data Transfer between the possesson memory and preacessor megister. G Axithmatic & Logical toppo operation on Such > program requence & control. To desceers the different types of instorcectors Y yo manufes, we need to know come notations used to represent the instanctions. Register Tremsfer Notation - Minetoronsterrol data form One location to another in a system we use Register Tromsfor Notation. eg. R1 < [LOC] - R3+[R1] +[R2] '[] is used to depose the content.

Scanned by CamScanner

the comp have a type of all and a material - service presentation in gradiantico) - service presentation in gradiantico - service are correct in - service presentation in gradiantico - service presentation in the service of t 1 400 11 applicately language Notabins. the way we represent my layerse instruction - Astally lagerage the Alternates 1111 11 112 83 AND RIKERS X= (A+10) * (C+1) Thene Insbuction type. C'ance-Address Instruction and Repare are counted perform C & ENGALDD ABARL ADD COD.R2 MUL RI, RZ, X Add AB.C. destantion Scence destantion opened operand. 3 at operation revers, rounder, destination. x=(Ata)* (CtD) The append Instructions. operation nource destination RIX [R] + MD] MOL A.R. ADD BRI how same a Destination Racme ADD DIREAD A.B @ Move B.C. 15-TOJ R24 [R]M MEN Ray & Which perfore and A.C. //C= [1] 481 R24 [Ring che addren inbuchin me inde that specify 1 operand when antoniant a needed of unique location in depined point filletter used in Actault, E.C. called as Acccumulator Add AM. CAperth accomulator & stored in Accus Store Al - of copy accomulator content to memorylo Low A) -> (copy condend to maning low An to Accum LOADA (AD ADING) tood A C+ [A]+[0] -ADD B Add B store c c c is Destination) Store C 2 " of dro nim

Leco oddress Instruction, It is possible to use mistauctions in cohich the day catens & all sperands are depined implicited such instruction are found in machine that for operands in a structure called a pushdown stack. In this case the instruction mul, etc. Instructions doesn't need an address field to specify. trangle suppose we have to solvethe following eng (a+b) * ((+d)) zits postfix expression is ab+ed-* ster process is evaluating this expression is to use Lere altres Instruction a stack. Dada Instruction stack Push A Topaa Push 5 TORMES Top (a+b) (poptop two elevenly (Add) and add) Pusho C Top & C Push. 0 Top to d All Top (C+q) Top + (a+d) * (a+b) (result) Mul There are Deno of in ers POT instruction One address Instruction X=(A+B) * (C+D) ALEMAJ AC + ACJ + MEDJ LOAD A ADD B METJ& [AC] STORE T AC & MIC] LOAD C ACETACHMEDT ADD D ACATACIAMME MOL T XXXAC STORE

Scanned by CamScanner

Instruction Execution Straight-line Sequencing represe cohe we have to perform a addition open CC + LAJ + LBJ in the man processor. Suppose the power wy whip the pologorum is they address instruction, and we have genera purpose registers in the CPU, we also assume the way length is 32 bit and word addresses one aligned. odres perm These mistauction Begin executions of move A, RO prog Segment 2+4 B,RO ADD move RO, C 2+8 A to Data for the program B Suppose the three instructions of the prog is place in successive memory locations, where address value moreases according to the order in colice matruckin are to be performed, starting at locat + Lets discuss the execution it the magin USCPU contains a register called the PC, whi hold the address of the mestruction to be execu vext., -> In the begining of Recution the first address .

Scanned by CamScanner

defirst instruction must be their inside PC. > then CPU control Circuit use the information mitte PC to fetch mistruction & then enecele that same instanction, one at a time, in the order of increasing advers, This is called straight-line sequencing that the time & execution of each instruction the Ic is advanced to poring to the next instruction, Branching Suppose we have to add a first of n-numbers. ulet the address of the n numbers with memory location our symbolically requestured as NUMS NUM2, NUM3, ... NUMN 4 And a seperate Add mistruction is used to add each number to the content it keyester RO. Ables all the instruction is being added the result is placed in memory bration SUM. MOVERNUMI, RZ Add (Rz), Ro MOVE NUMI, RO MOVE N, RI Incrempt of 2 Clean RO ADD NUM2, RO L03P Defermine mestication progm + and add nxt number ADD NUM3, RO loop Decrement R! ADD NUMM, RD. Branch 70 LOOP MOVE RO, SUM MOVE RO, 61 SUM 10 n N 0 SUM NUMI P NUM 1 MUM2 NUM2 NUMM NUMN Using a Loop to add n, nos. A - & zaight-Line prog for adding n-no.

Scanned by CamScanner

» Instead at using a long hirst at add mestructes, it is possible to put a ringle add most in a May LOOP. -) This LOOP causes a straight line requerce of misst" to be executed, repeatedly, as many time as needed. > The LOOP islants at location LOOP and ends at the mistruction Branch 70 Alling each pass through the loop the address of next live entry is decremented, and the entry to fetched and add to RO. -) Regissier RI used as a counter to decrement the humber of times the loop is executed , Co'n is loaded to RI mithe begining de the program). -) The energian of the loop must be repeated as land as the result of the decrement operation is greaterthen Zero. > Lets disceves what a Branch Isteriction is !!? I this is an instruction that load a new value to! new address bounder torget ??. Fetch & eneciete this new address bounder torget ??. A conditional break instri causes branch only if a specified condi satisfied. If mic condit is not satisfy the pc increated in normality. Branch 70 Loop

Scanned by CamScanner

Conditional Target -A Branch taget predictor is the part of a precessor that predicts the target of taken conditional breanch ose an un conditional branch instri before me target of breach instrin a computed by me enecution Coaditional breanch: 97 is a programming passelection that directs the computer? to another part of the preog. based on the recells log a compare High Level. Laguage Struts, Such as JE-THEN ELSE & CASE, are reserved to express the Covepare & condétional branch. (motion Coles (or Status Register) The processor keeps track of some information about the result or various operations for use by subsequent conditional brach metruction. This is accomplished by seconding the required information into individual bits, offen called the condition code flags -) In some processor the flags one grouped together in a special register called the condition code or status register > Alternatively an instruction that set the condition flag, may specify that one it the general purpose registers of the m/c should be used to record the relevant flag.

- In either case, indevidual condition code the one set to 1 or clear O, depending upon the orig of the operation performed. Tour common FLAGS N (Negative) - set to 1 its result is -ve, otherwin clean to 0. 2 (zero) - Set to 1 if the presult is 0, 0% Clear to O. V (overflow) -> Set to 1 it the awithmetic over accurs, otherewise clean to 0, ((carry) > set to 1, it a carry out operation results from the operation, Ahen Clean to Zeko, (rotsper 2 satisfiers)

Addressing Mode These are the rules for interpreting The deldosfield of Enstation 10 add. Mode 1) Inipliced mode/ineglied Add. mode operands are specified implicited CMA eq. Compleneed Accumulatere. Mean's The accemulator is contain ng The operand. It specify the enstr. itself. That's shy it is implied mode 2) Immediate mode Actual in any instri livere is opcode another field is address But in. apcede Address Distantinge the population Immediate Add mode inplace of Address Mere is operand field opcade operand Acc' to this mode the operand is speciefied the instrictself 3) Regester Mode (Regester mode) In this medel per ands en register & the Regéster will hold the value of the operands. The register to contain the operand directly.

Scanned by CamScanner

y Register inderect mode Register contain lie address which can referred to effective æddress Muat address cotrechcontain Alence it is reg. indéredude (5) Acito increased & Audodecrand value of the reg increment Jone but after the ence of instri-But incase of Auto decrement mode the value of the reg. is decrenieated by one before The enec? of the metring 6) Direct addressay Mode Opcod Address Doporand instor format contain me address which directly reflere to the operator 7) Indirect Address Made opcode Address Athe instr. formet address

Scanned by CamScanner

is not the effective address bed it will point to another address which can be an add. or effer tive address refer to nie operad (B) Relative ædd. mode On this case the value of pe is added to the address. tield value of Enstr cohich will give you the effective æddrees slich refferred to the grand d of Indened add. Mode. On mis case nie value of Inden Reg. is added to me æddres field & give hé Addressmade - 7 Ateator The value of hase regraded is added to the Add. field which give meetfective above & affective and points Dase odg + Address

Scanned by CamScanner

Data Representation Bærærey enformation in digdal comp. is estared in menery or processing > Contain either data regesters. condrol énfir. The d-type found in the register of digital comp. are classified 98 - 91 nembers resed in weith note (2/ Letters of the alphabet reveal En data proceeding & (3) Other descrete symbols resedfer specifice purposes. All types of data encept binary no, are represent in Comp. Registers in binary coded form The is because registors are made up of flip flops & flip flops are two-state devices mal can Store only 1's & 0's-Number System A no. system of base or rader Es æ system that zeles destinct Symbol for r digits. It is recessary to multiply each diget beg an enteger power of diget the formed sum of all weighted

Scanned by CamScanner
decine the string of digit 724.5 (23)= 2×10+3×10° binory The string of digit 101101 1x25 + 0x21 + 1x2+1x2+ 0x2+1x2 1 to 200 at 12) = 45 (101101) = (45)10 octal The eight symbol of the heres octal system are o - 7. hereadecind system are " -- 9, A, B, C, D, E& 1317 A, B, C, D, E, F coverespond to the decine as. 10, 11, 12, 13, 19, 11 resp. Octal to decenal $(736.4)_8 = 7\times8^2 + 3\times8 + 6\times8$ AX = 7 x64+3x8+6x1+4/8 10 Antempi tanta

Scanned by CamScanner

The equivalent decineal no of the following calcul. (F3) 16 = FR 16 +3 × 16 = 15×16+3 = (243) octal & Henadecinal No. COnversion from & to binery octal & hexadecinal representation Sonce 83 = 8 & 2 = 6 So each octal & heradecener Correspondence to benary decental 41.6875 Ento Conversion of binary Freaction= 6875 Integer = 4 1.0-6875 2010/01 2 3750 0 21 70. 7500 4)= (101001) - 5000 T.000 M (0-6875)=(0-1011)

Scanned by CamScanner

0 (41.6875) = (101001-1011) $\frac{1}{2} \xrightarrow{7} \xrightarrow{5} 4 \xrightarrow{3} \xrightarrow{9} 0 \text{ dal}$ $1 \xrightarrow{9} 10 10 11 1 \xrightarrow{1} 0 11 0 0 0 11 \xrightarrow{9} \text{Binarry}$ A F 6 3 7 Henadeir Assignment (ADC)=21=162×A+16×B+16×C=256×10+16×11+1×2 (ADC)=21=162×A+16×C+12 Dencercy Coded Octalno. octal Benosy-coded Decimal no dal octal equivalent , Q 0 000 001 codefor octal degit 4 6 0 D F 601 000 8 10 001 001 11 10 001 010 20 010 100 2 110 010-24 -99 001 100 011 011 111 009-248 370

Scanned by CamScanner

Benocy coded heradecentalne. Decineal Bennergooded Equivalent hexacteciant flend No. -000a 0001. for one renade. O deget .8 D 1-0001-0100 0011 0010 0/10 0011 2-18 F8

Scanned by CamScanner

08 1-Benary-coded Decimal (BCD)Num Binary - Coded Decima decideal (BCD) reniber nember . 0. -0000 1 0001 0010 2 0011 3 0100 Code 0101 for 0110 decernal diget 0111 000 8 001 0000 1000 O 0010 0000 0101 0000 9 50 1001 1001 99 0010 0100 1000 248 Few decimal number and their representation

Scanned by CamScanner

Alphanumeric Representation Many applications of degisal Compiders require the handling of data hat consist not only of numbers, but also of the Letters of the alphabet & certain special characters: The standard alphanemer benary code is the ASCII CAmerican Standard Code for Information Interchange) Anereican standard code fare Informafter Interchange) (ASCII) Benargun Charader Benary Code Micharader Cade Character 100 0001 (4) 0 0110000 A -100 0010 424 1 -011 0007 193 2 011 0010 B 100 0011 100 0100 199 3 100 010) 0110 100 0111 100 1000 67 100 1001 H 100 1610 100 10 11 100 1100 K 100 1101 100 M

Scanned by CamScanner

Gouglearent q's complement defined as (8-1)-N g's comp. of he 9= 55=10 10-1-N 10 -1 represented by n 28 Xet n=4 10⁴ - 1' = 9999 10⁴ = 10000 1) q's comple of 546700 999999 - 546700 = 453299 2) of & comp-of 12389 is 99999-12389 =87610 1's comp 7 = 2 7 - 1 = 1 1's compl. of N is (3 - 1) - Nn = 4, 24 = (10000)29-1-(111)

Scanned by CamScanner

75 complement is of M-digit no. N in base of Es defined as n'-N far N =0 cend o for N=0 -N= (x-1)-N]+1 comp. of binary 10 1100 ès 010011+1 =010100 En subtract (312) - 800 - 98-13 10's comp nears ford q's complement this rdg 1. point Representation topse ket us take an enample of Boneyn Fexed Bentegerfield Positive enteger includingo ma Can be représented as unsigned formet neenbers - 94 and energ crithmetic l no we tell - (minus sign) for the no coe cese + (plus sign Dor -V Representation to the because of you Limitations Film weith 1's and 0's including the tracomputer must represent everything the first position of the no. The to Convertion is to make the sign bot equal to 0 for the & to 1 far - VR. These are two ways specifying the position of the birry point in a register by give position are by earploying pt. representation. 1 no fi

Scanned by CamScanner

The fixed pt. nethod assume that the biracy pt is always force in one position. The two post most wedely used 1) a binary pt in the endromy Left. of the zagister to make The stored no. a preaction. (2) a binary point in the extreme stight register to make the No- en integer. D'unxogned D'signed Integor Representation Representation Signed gald-magnitude reprise Signed 1.8 complement · segared 2's 1) only one way to represent (+1) In imale tways 000 1110 111 0001 abit of a time Leftmost post Sign bit of 76 00000110 00001101 + 13 f 19 00010011

Scanned by CamScanner

(+242) + (= 240) + 182

Construct

(4)) Decimal rened på representations The representation of decimal no surger is a funct of the binome cade used to require a decimal steget. A 4- bit decimal stade nopeny four flipflant for each decimal staget.

RETTLE representation of 1395 in BCD requirely 16 thep frops, fourefleptly Have each alight. The above no will be represented

in a sequence a labore ha contract of fallows als a sequence a labore of sequed decimal herein the sequence a labor of sequed decimal herein the sequence a labor of sequed decimal herein hereitens in benany. We can willier see spanding hereitens in benany. We can willier see spanding the sequence of any lement are give shi bus the sequent one give shi bus and is familier Afflere fondowy formult wind add i lode i fond to secure

Floating Point Representation Principle - It is possible to repreat a tre OX-ve integer centred on a with a ferred-pt notation by assuming a fixed binary or rate point. Linitation of fined point. Representation y very large no. can not be requested nor can very small fractions > The fractional part of questiont is a dévision of two large no could be lost. > The floating point representation of a no has two parets (i) a signed fined point no (Mantesa) (ii) decinal or binary point(engonent) >For decimal no one can gets by resing scientific notation. Thus, 976,000,000,000,000 can be represented as 9.76×10+14 & 000 000000 000 976 can be represented as 9.76 × 10 This approach can be taken with behavy numbers. We can represent a number in the form ± S X13 Base Stoating point & in the facely

Scanned by CamScanner

This no can be stared in a binary word with three fields · Sign : Plus ære mênces . signified s · Expouent E Reft nost bit stores the sign. The sign may be either the or-re. O is represent ast ve & 1 és fore-ve. (i e o tre bitte

IEEE "standard define both 32-bit single & 64 bit double precession format with 8 bit & 11 bit enponent respectively. The implicit base is 2. Double precision strate chill abid 5 Biosed Cel Exponent sign of St Biosud (sog My cand) M fraction) (b. Double formal) Signafuard (a single Foormet) Bress is a no. added in both lingle & Double par. In course prece. The bross added is 127 sen double prece the Bress added in 127. The representation resed in Floating point representation known as a biosed representation > Floating point represent in many ways Typically The bios equals (2k-1) = 2+1:125-1 1(2⁵⁻¹) = 2+1:125-1 where kie live no of bets on thiss case the 8-bit field yields the nors o through 225 The following are equivalent shore the significand is expressed in binory form 0-110 X 25 110 × 2 0.0110×26 To simplify operations on Floating hat mey be novemalized.

Scanned by CamScanner

> A normalized no is one in which The nost cegnificant deget of the segnificant is non nexo En-base 2 representation ±1.666. - .6x 2 where b) either binary dégit(our) Solve by hoth single & Double preciossion Ex (1460-12) = (10110110100.001) Normative After noreaualization it will Le 1.011011010001 Xa Exponent part Single precission As the no. 5=0 E=10 M= ollolloloool Mantisa Now El= 10+1&7 =(137) convert 137 into binary again (137) = 10001001 0/10001001/0110100000-0 as Mantisais not 23-bit add cafter dot. Double Brecission €=10 10+1023=1033 E=10+1023=1033 (comprecting hiney) = (1000000100)

Scanned by CamScanner

0 1000001001 011010100001---0 (Institute of Electrical & Electronics Engineers) IEEE standard 754 SEEE Standard 754 adopted in 1985 for benary floating point representation This is the standard for floating point representation. > JEEL Blandard FT4 floating point is the most common representation today far real numbers on computers,? including Inted-based pc's, MACS, & most anix platforms. There are several ways to represent floating point number but SEEE 759 is memost efficient in Most cases. JEEL 759 has 3 basic components. 1- The sign of Mantisa-This is simple as the name. O represent a positive number while 1 représente negatore number. 2. The Prived exponent -The enpoacht field need to represent both positive & negative enponent. A Bias is added to the actual enponent in oxder to get the stored enporent.

Scanned by CamScanner

3 The normalized mantesa -

The mantissa es part of a number in scientific notation are a floating point number, consisting of its significant digits. Here we have only & digits. i.e. a and I. So a normielized mantissa is one with only one I to the Left of Ite decimal.

IEEE FEA number are divided into two based on the above twee components.) Single precision & Double precision

Floating-Pt Numbers & Asceltsmaticop. V. X=XSXB

 $Y = Y_{S} \times B$ $X_{E} - Y_{E}$ $X + Y = (X_{S} \times B + Y_{S}) \times B$ $X - Y = (X_{S} \times B - Y_{E}) \times B$ $X - Y = (X_{S} \times B - Y_{S}) \times B$ $X_{E} + Y_{E}$ $X_{E} + Y_{E}$ $X_{E} + Y_{E}$

 $X \times y = (X_S \times Y_S) \times B =$ $\frac{X}{Y} = \frac{X_s}{Y_s} \times \frac{X_e}{B} - Y_e$

alles marte some a brance toole alle -1 112/ an enablements Cin Full Adder Cout A one bit full adder is a combitional circuit that forms the arithmetic sum of three bits. It consults of three inputs (a, band (in) and two outputs (& and Cout) ____ as Ellüstrated & figure 1. Table 1: Full adder truth table 0 1 0 0 1 0 1 1 1 0 1 0 0 0 1 1 0 1 1 0 1 1 0 1 0 1 1 1 1 1 The truth table of 1. bit fullt adder is ghen is the table

Scanned by CamScanner

out Cu The gate implementation of 2-bit full adden à given los the Aigure Example: +.01 14 10 00 1 xi Carory out < Conny in D+41 D Figure 9.1 Logic specification for a stage of binarry addition Ripple Cariny adder A rapple carry addors is a digital cimulit that produces the arithmetic sum of two binary numbers. It can be constructed with full addery connected in carecaded. with the connect out free each full adder (FA) renceits to provide at bit connected to the carvey isput of next full adder in the chain. Figure 3 shows the interconnection of four full adder (FA) Uncults to

Scanned by CamScanner

provide a 4-616 rupple corry adder. Notice from Agame 3 that the Espect & from the visight wide because the first cell traditionally represents the least significant bit (LSB). Bob at and bo - a the plane represent the list significant sits of the number to be added the som output is represented by the 614 30 and 23

Ripple rarowy adder delays

To the nigple cong adden, the output i known after the conny generated by the previous stage to produced thus the sum of the most significant stage to a medil, the final sum and carry signed has nippled themeugh the adden then the least significant stage to the most significant stage to a much, the final sum and array bits will be walld after a considerable delay.

Table 2 shows the delays for several CHOS gates assening all gates are equally loaded Vhor simplify - AN delays are nonmalized nonmalized nelative to the delay of a simple inverten the table also shows the connerponding gate areas normalized to a nelative simple. invent new - and invenden . The table all shows she correpording gate acopy somewalling to a Worke frien that table that multiple-input gates I have to use a different creat Hecturisque compared to simple 2. Input yater. First on n-Bt rupple carry adder the sure and commy bits of the mest applificant bit mist are obtained afters a normalized delay of . Bur In-1 delay = 41+2 Canomy a dolar = 4n+3

Scanned by CamScanner

For a 32-bit processon, the carerey chain normalked delay would be 131. The ripple carine, adden can get slow when many till need to beadded In fact the cannet chain propagation delay is the determining factor in most microprocessors pod Canny Lookahead Jolden (CLA) The Canry lookahead adder (CLA) solves the canny delay problem by calculating the canny granal in advance, based on the input signals. It is based on the fact that a carry orginal will be generated in two cases (1) When both bits a and bi are 1, or (3) Then one of the two bits is I are the carery is in 1. a march and Thus we can write, $c_{i}^{\circ} + 1 = a_{i}^{\circ} \cdot b_{i}^{\circ} + (a_{i}^{\circ} \oplus b_{i}^{\circ}) \cdot c_{i}^{\circ}$ (3) $\varphi^2 = (a_1 \oplus b_2) \oplus c_i \qquad (9)$ The above two equations can be written in terms of two new signals f. and G;, which are shown in Agare 4

Pi On many Ledisland his an Curt G where P: and G: are called the earry generate and carrory propagate terms respectively. Notice That the generate and propagate terms only depend on the input bits and they will be valid after one and two gate to delay, respectively if one mer the above expression to calculate the carry orgaal one dees not need to coast for I the carry to repple through all the previous stages to find its proper value. Let's apply this to a -bit adder to make it clean. Notice that the caring-out bit, of the last stage will be available after four delay: two gats de-lays to calculate the propagate signals and two delays as a result of the gatel require to implement Equation 13. $G_{\tilde{c}} + 1 = G_{\tilde{c}} + P_{\tilde{c}} \cdot G_{\tilde{c}}$ (5) $S_{\tilde{e}} = P_{\tilde{e}} \oplus G_{\tilde{e}}$ 6

Scanned by CamScanner

 $G_{12} = a_2^2 \cdot b_2^2$ $P_{i}^{2} = a_{i}^{2} \oplus b_{i}^{2}$ Putting 2 = 0,1, 2, 3 in Equation 5, we get 9 4-624 produlas and are used in a ratemanedal $G_{I} = G_{IO} + P_{O} \cdot G_{O}$ $G_{3} = G_{1} + P_{1} \cdot G_{10} + P_{1} \cdot P_{0} \cdot C_{0}$ G3 = G2 + 2.G1 + 2.P2.G0 + P2.P1.P0. C0 (2) Cy = G3 + P3. G2 + B3. P2. G1 + B3. P2. P1. G10 + P3. P2. P1. P0. COB Figure 5 shows that a 4-bit CLA is built using gates to generate the and signals and g logie block to generate the corry out ofgral according to Equations 10-13.



Scanned by CamScanner

Booth's Multiplication Alg Degives a procedure for multiply ing behary integers in signed a's complement representation It operates on the fact that Strings of d's En the multiplice require as addition But jose Shefting and a string 1's in the multiplier from 50 weight at to aright and can treated as giktly m Ex: (+14) = 001110 has a string of 1's from 23 to 2. stard) =01 = 10 & o, a -1 TAKA+M =00 -A-M AE Arela matic shift Right int=02 Yes End

Scanned by CamScanner

The multiplier & multiplica are placed in al M register resp -70 Qo -> 1 - bet regester placed Logi of the Q regester designated. Q-1 o to Results of multiplication appear in A & & reg. A, Q, are initialized to o Ast Control Logic Scan the ba e! I the multiplier one at a tim If nie two bets are a - 0, then all the bets of A. fort Q-1 registers are shifteder to the relight I bit If the two bets défer meeltiplicand is adde the are subtreacted, depending of OT 1-0 0-1 EX=7+3 Ende A 6000, EM Q I aitial value Qui M 0011=3 0000 0111=7 0 AKA-M& foxst cycle 0011- -1001 0111 och 100 shift 1 0111 1110 shift 32rd cycle 0111 0100 1 0111 ACATM3 Third 0111 shift gycle 0100 40101 1 0-1010 0010 0111 shift { fourth 0 0101 0001 (20)

Boolh's Algorillim Multiplication of two signed bihay no. Conditions Consider Abort Q3 Q2 Q1 Q Q-1 Qo Q-1 1) 0 0 { only shifting) 0 1 $\int perform ? A + M > A$) 0 $\int perform A - M > A;$ 2) 1 0 $\int perform A - M > A;$ 1 \int Q -1 zuiteally Q A Right shift so 2AM M - 011] $\begin{array}{c}
A - M = & A + 28M \\
0000 + 1001 & & & \\
\hline
1001 & & & & \\
\end{array}$ 0000 1001 1001 -M=1001 0.011 1001 1100 1001 equal 1 Del sing to boly our forming the shift 1110 A+M 0111 3) 11 10 1110 0100 ± A +m 0101 0100 1 1 10101 >1010 owing shift 0 1010 10101 shift 0 610.01 >0 Convisioning the get final operation 0001 0101 = 21 we we get 7×3= 000100

Scanned by CamScanner

Division 'es some what nierce than multiplication but . Eston on Same géneral prémipran Court 29.23 5101 000110 3 830 001001 1011-10 001110 14.2ª 201 6 emorales eti a 01 10 010 00 10100 Devision or Ex. of Rinery Int. asig. start Divigina A-M yes No 州 あった Count O concela No Ferroit End tourst Flancheret for insigned Bervey divising

Scanned by CamScanner

416 devidend Leapl divesor M=1101 Initial value Q Die A 5001 F 0111 M B 0000 1 ritial value 1110 0000 0111 0000 1110 sheftad 1101 shift Restored 0000 1110 0000 19 400 1101 restare 0001 0000 1110 1110 1100 Sheft Seeletre 000 1100 0001 restore shift and 1110 600 1100 0001 0011 0000 Shef subt b 1004 1000 0000 set ant 1 sheft add 0011 01 0000 p010 restere Of 001 0001 0000 11101 001-0 lie 00100 6001 0001 Restard 00 10 1110 0001 (3) TAS a) 7×3. say multiple cation 13 0 143 , ton a enactly you canzestry the same thing =143 we have Now the putting this cércereit. elega zeen cial multipaer Array Basic Model. ea # Bopboth multiplier.

Scanned by CamScanner

I read the devisare into m registering and devidend into the A, & register The dividend nust be enpressed , as a 2n-bet too's comp. no. Thees the 4 bit all becomes 000001112, 2001 become 11111001. 1-X 2) Sheft A, Q Left 1 bet pos. (3) If A's in brave the same sign of perform A < A-M; other was, u A < A + M (4) ay If operation is successful Or A=0, then set QoFI. 6) 97 the op? is unsuccessful they & A fo, men Set Qot c & restore the previous value of A. (3) Repeat step 2 third as many time as preceasebit posision &. CG) The rear ander is in A. If the signs of the devisor & dividend were the same they The quotient is in Q. Otherwese, The coverent quotient is the toos the concret of Q.

X86 Introduction to X86 Architecture (ISA) stries for computer processor Developedat by intel Monportation 7x86 Arch. defenes how aprovesor handles & Microprocessor energies different instructions passed from plue of & s/w program. • As opposed to mainframes · All CPU functionality on a single chip. · Started with popular home computer - 8-bit. 6502/6510, 280 - 32-bit Motorola 68000 (My time) Intel Microprocessors -1971: Fixed single-chip mp; 74°xHz 0 400 4 ge . 8008 -1972 : Fizst S-bot mp; seo titz -1974; Larger Instat set; 2 MHZ - 8080 -1979:~ 5 MHZ 29,000 + scansisfary (today 71B) - 808/0/88 = Used by NASA at least until 2002 for space shuffle operations. -IBMPC revolution Manufactured by Fujtse Siemens. AMP

Scanned by CamScanner

X 86 Architecture Designed in 1978, X86 architecture was one of the first ISA, for niècroprocessare - based competing Key feature include: · provides a logical francework For executing Enstructions through 3 a processage Allows Sto progs Enstructions to rech On any processor inlie ortel 8086 family · provides procedures for utilizing the & managing the h/w components of a (cpu) The XBG architecture primarily hardles programmatic functions & provide services, such as memory addressing \$1/00 85/00 interrupt handling, data type, registers & Input/output Management.

Classified by bit amount, me X86 ærchitecture is implemented in nultiple mp-, including 8086, 80286, 80386, Coxez, Atom and the pentium series. Additionally, other up manufactures, Like AMD and VIA Technologies have adopted the X86 architecture.

X86 Architecture



Registers: The processon provides 16 negletons for use in programming. These neglistons can be grouped as follows: • General-pumpose data neglistons: These eight neglisters are available for storing operands and pointers.

selectors.

Status and Control registers: These neglisters report and allow modification of the state of the processor and of the program being executed.

Grenenal - Punpose Data Registers The 32 bits general - punpose data regulators EAX, EBX, ECX, EDX, ESI, EDI, EBR, and ESP are provided for holding the following items:

- · Operands for logical and arithematic operations
- · Openands for address calculations
- · Memory pointers

Although all these negustors are available for general storage of operands, nesults and pointers caution should be used when referensing the ESP neglister. The ESP neglister holds the estack pointer and as a general rule should not be used for any other purpose.

Segment Resistens The 6 segment negertens are: · Stack Segment (SS). Pointer to the stack. · Code segment (CS). Pointer to the cale. · Data Segment (DS). Pointer to the data · Extra Segment (ES). Pointer to the extra data (E' stands for 'Extra') · F segment (FS). Pointer to more extra data ('F' stands comes after 'E') · G segment (GS). Pointer to still more extra data ('g' comes after F)

Most applications on most modern operating systems (Free BSD, Linus, or Microsoft Windows) we a memory model their points nearly all segment negliters (to the same place and wes paping instead, effectively disabling their use. Typically the we of FS or GS is an exception to this rule, instead being wed to point at thread - specific data. x86 Processor Registers and Fetch - Execute Cycle There are 8 registers that can be specified in assembly-Language instructions : eax, ebx, ecx, edx, esi, edi, ebp and ep. Reverse esp points to the "top" word currently is use on the stack (which grows down). Regulter ebp is typically used as a pointer to a location in the stack frame of of the currently executing Register ear can be used in binary arithemetic operations to hold the second operand. There are two registers that are used implicity in 286 programs and cannot be referenced by name it an assembles language program. These are esp, the "instruction pointer" or "program counter". and eflags, which contains bits indicating the result of arithmétic and compare instructions. The basic operation of the processor is to repeabely fetch and execute instructions, while (running) { Jetch instruction beginning at address in elp; esp <-esp + length of instruction; execute fetched instruction; Execution continues sequentially unless execution of an

Execution continues sequentially unless execution of an instruction causes a jump, which is done by storing the tanget address in eip (this is how conditional and un conditional jumps, and function call and return are implemented)

Addressing modes The addressing modes indicates how the operand is presented.

Realster Addresing Operand address R is in the adress field. mov ax, bx; moves contents of register bx into ax. Immidiate Actual value is in the field. mov ax, 1; mover contekte of negester value of 1 inte-Oh: mov an, oroch; mover value of 0x0100 into negation an Direct memory addressing Operand address is in the address field. ·data my-varidu Oabedh; my-var = Oxabed . code movas, [my-var]; copy my-var content à ax (an=Daxabed) Direct offset addressing Uses arithmetics to modify address byte_the db 12, 15, 16, 22,; Tables of bytes mov al [byte_tbl+2] mov al, Byte _ the [2]; Same as the forement Regulter Indirect Field points to a negister that contains the openand adness. mov ax, [di] The negliters used for indirect addressing are BX, BP, SI, DI Base-inder mov ar [bx+di]

Scanned by CamScanner
For example, if we are talking about an array, BX contains the address of the beginning of the array, and DI contains the index into the array Bare-index with diplacement mov ax [bx+di+10] CPU Operation Modes Real Mode Real Mode & a holdover from the organal Intel 8086. the Intel 8086 accessed memory using 20-bit address es. But as the processor itself was 16-5it, Intel invented an addressing scheme that provided a way of mapping a 20-bit addressing space into 16-bits words. Today x86 processory start in the go-called Real Mode, which is an operating mode that mimics the behavior of the 8086, with some very ting differences, for backwards com compability Protected Mode Flat memory model programming is a modern operating system (such as Linux, Windows), you are basically programming in flat 32-bit mode. Any register instead of can be used in addressing and it is generally more efficient to use a full 32-bit regester (instead of a 16 bit register part. Additionally, segment regletors are generally unued in flat mode, and it is generally a bad Pidea to touch them. Multi segment Memory Model Using a 32-bit reguter to address memory, the program can access almost Calmost) all of the memory in ga modern computer. For eadler processory (with only 16-52t regutery the segmented memory model was used. The 'cs', Ds' and Es' negutery are used to point to the different churks of memory a small program small model) the CS=DS=ES For larger memory models there "Segments' can point to diff strent locations.

Reguter Transfer Language And Micro Operations: Regulter Transfer language:

Digital system are composed of modules that are constructed from digital components, such as neglater decoders, arithemetric elements, and control logic.
The modules are interconnected with common data and

- control paths to form a digital computer regiten.
- "The operations executed on data stoned in negesters are called microoperations.
- •The microoperation и and elementary operations performed on the information stored in one он тоне registers.
 - Examples are shift, count, clear, and load. Some of the digital components from before are regultere that implement microoperations

The internal hardware organization of a digital computer à best by. Appecifieng:

- The set of registers to it contains and their per functions
- The sequence of microoperations performed on the binary information stored.

· The control that indicates the sequence of microoperations.

Use symbols, rather than words to specify the sequence of microoperations

The symbolic notation used & called a reguler transfer language

A programming language i a procedure for writing symbols to specify a given computations process Defines symbols for various types of microoperations and describe associated hadware that can implement the microoperations.

Scanned by CamScanner

Reguter Transfer Designate computer regésters by capital letters to denote its Junction. The register that holds an address for the memory cente à called M MarmAR. The program counter regulter is called Pe. DR 3 the instruction reglater and RI's a processor regulter The Individual flip-flops in an n-bet reguler are numbered in sequence from 0 to n-1. Reper to pigerke 4.1 for the different representation of a regester. Fig. 4-1 Block diagram reguter RI (a) Regüter R 765432 (b) Showing indivioual bits 0 11 1 PC(H) () Numbering of (d) Divided into two parts bit · Derignate information transfer from one reguter to another by RZORI . This statement implies that the hardware is available . The outputs of the source must have a path to inpute of the derbination . The destination register has a parellel load . If the tradifier i at to occur only under a phied etermined control condition, designate it by 1 (P=1) then (RA IR) OH, P: RZ IRI, where D is a control function that can be either 0 or 1. Eveny statement written in register treansfer notation Employees the presence of the negulined handware construction Fig: - 4:2 Treasfer from RI to 2 when p=1 Load Control R2 CLock Cexcuet In R

Scanned by CamScanner

++1 locka 2000 + scanfer accors here-(b) Training Deagram Table 4.1 Basic symbols for register Transferre Examples Descreption Symbol MAR, RZ Denotes a regular Letter (and numerals) Parantheses () Denotes a part of regulter R2(0-7), R2(L) Arrow E Denotes transfer of information R2 + R1 Comma, Separates two microoperations Rat RI, RI < R2 Arithmetic Micro - Operations There are four categories of the most common micro Reguter Transfer: transfer binary information from one regulter to another. Atuthmetic: perform arithemetic operation on numric dada stoned in neguters Logic: Perform bit manipulation operations on non-numery shift: Perform shift operations on data stored in heguteris The basic and and themetic micro operation are addition, subtraction, increment, decrement and shift Eq. of addition: R3 I R1+R2

Scanned by CamScanner

Subtraction is most often implemented through complementation and addition 9. of subtraction R30 RI +R2 + 16 stille through denote bar on the top -1"s complement of R2) Adding 1 to the 1's complement produces the 2rs complement Adding the contents of R1 to the 2's complement of R? & Vequivalent to subtracting A3 Ao FA CR FA ,C1 FA Co FA Vgo Fig 4-6. 4-6it binary adder Multipley and drukde are not included as milero operations A micro operation & one that can be executed by one clock pulse. Mulfiply (double) is implemented by a sequence of add and shift micro operations (subtraact and shift To implement the add micro operation with hardware we need the register that hold the date and the digital component that performs the addition. A full - adder adds two bits and a previous carry A binarry adder is a digital circuit that generates the arithmetic sum of two binary of any length A binary numbers of any A gennary added i constructed with full-dadder chrecely that generalter the anothemetic sum of Bhary numbers of any length. A binnarry added is constructed with full adder cincuits connected in case cade. An.n. bit binary adder requires n full adders

The subtraction A-B can be carried out by the following steps . Take the 1's complement of B Cinvert each bet Get the 2's complement by adding 1 Add the results to A. The addition and subtraction operations can be into one common electit by Including as XOR gate with each full - adden. The increment micro operation adds one to a number is a negister This lear be implemented by using a binary counter, every time the court enable & active, the count is inchemented by one If the increment is to be performed independent of a particular register, then use half addeny connected is cascade. An n-bit binarry incommenter requirer a half -adders. Each of the arithmetic micro operations can be impleted is one composite arithmetic circuit The basic component is the parallel adden Multiplexers and used to choose between the differen operations. The output of the binary adder is calculated from the following sum: D= A+Y+Cis Logic Microoperations · Logic operations specify by binary operations for strings of bit stoned in negestern and theat each bit, separally . Example : the XOR of R1 and R2 a symbolized by P: R10 R1 @ R2 · Example: R1 = 1010 and R2 = 1100 1010 Content of Rd. 1100 Content of Ra DIIO Content of R1 after P=1 Symbols used for logical microoperations: OR: 17 O AND : D o xoR : €

Scanned by CamScanner

. The sign has two different meanings: Logical OR & Summation · When + i is a microopertablen, then summation · When + & is a control function then op · Example ; P+Q: R1 11 R2 + R3, R4 11 R5 11 RG o There are 16 different logic operations that can be performed with two binarry variables • The hardware implementation of logic microoperations requires that logic gates be inverted for each bit on pain of bits in the neglitors. · All 16 microoperations can be derived from using four lagice gates Fig 4.10 one stage of Logic Circeriel Si 50 output operation 50 Ai 6 Bi E=AAB AND .00 AXI E=AVB OP MUX Er E=ABBXOR ()E='À Coreplement 3 (b) Function table (a) Logic déagream

Scanned by CamScanner

· Logic microopenations can be used to change bit values, delete a group of bits on insent new bit values ênts a megliten V . The selective -set operation sell to 1 the bits & A where Here are connerponding 1'3 in B 1010 A before 1100 B (logic openand) 1110 A affer AIAIB · The selective - complement operation complements bits le 4 where those are connerponding 13 in B 1010 A before 1100 B (Logle Openand) ollo A after ADAGB . The selective - clean operation cleary to 0 the 67th is A only where there are connerponding 1"s in B 1010 A before 1100 B(lbgic openand) 0010 A often ANADB . The mast operation is similar to the selection. clear operation, is stocilar except that the bits of A cleared only where there are coveresponding O's in B. 1010 A before 1100 B (Logic operand) 1000 A after AD A DB · The insect operation inserts a new value into a greaup of bets · This is done by forst masking the bets

Scanned by CamScanner

to be replaced and then Osierg them with the bets to be insected

01101010 A before 00001111 B (mask) 0101 0000 A after masking 0000 1010 A before 1001 0000 BCineenbo

1001 1010 A after intersection

The clean option operation compares the bits is A and B and produces an all or's result if the two number are equal

1010 B

COCC A I A⊕B

Sheft MPcrooperations

Shift microopenations are used for servial transfer of data. They are also used in conjuction with akithmetic logic, and other data - proceeding operations. There are three types of shift: logical, circular, and arithmetic A logical shift is one that transfers O through the servial input. The symbols she and she are for logical shift-loft and shift-night by one position R1 17 shift. The circular shift (aka notate) circulates the bill of the requiter around the two ends without loss of Information.

The symbols cit and cin ain cincular shift heft and right

the anothmetic shift shift a signed binany number To the per left a multiplying by 2. to the right is 69 2 dividing Anthmetic shifts must leave the sign bit unchanged The sign bell unchangest revertal occurs of the bit a Rn-1 changes is value after the shift. this happens if the multiplication causes on overflow. An overflow flip-flop Vs can be used to detect theoverflow Vie = Rn-1 @ Rn-2 Rn-1 Rn-2 RI Ro Sign Figure 4-11 Arithmetic shift night A bi-directional shift with with parallel load could be used to implement this . Two clock pulses are necessary with this configuration one to load the value and another to shift. In a processer unit with many regulers it is more effecient to implement the shift operation with a combinational circuit. The content of a regulter to be defined shifted i finel planced onto a common but and the the output number à then loaded back into the reguter. This can be been abruicled with multiplexers. Aruthmetic Logic unit . The arithmetic logic unit (ALY 4 a common operational unet connected to a number of storage registers · To perform a microoperations, the contents of specified

placed in the con

Scanned by CamScanner

. The ALV performs as operation and the result in then transferred to a derbination regulator . The ALV & a combinational circuit so that the entire reguter can per se performed during one clock pulse period. Micro Programmed Control A control unit whose binary control variables are storred is memory is called a microprogrammed control unit. Each word in control memory contains within it a microinetruction. The micro instruction specifies one on more microsperations for the system. A sequence of microoperations constitutes a microprog microprogram. Since alterations of the microprogram are not needed once the control unit is operation, the control memory can be a read-only memory (Rory) A more advanced development known as dynamic microsperation microsprogramming permits a mig m Moroprogram to be loaded initially from an auxillarry memory such a magnetic deek. Control units that we dynamic microprogramming employ a writtable control memory. This type of memory can be used for writing (to change the miow program but is used mostly for reading A memory that is part of a control unit is referred to as the a control memory Figure 7.1 - Microprogrammed control organization External Control Control Next-address Control Memory olata Infect adrey generator regeiter reguter ROND (sequencery Next-address Information

Scanned by CamScanner

The next advice generator i sometimes called a microprogram sequencer, as it determines the address sequence that is read from control memory. The control data regulter holds the present microinstruction while the next adress is computed and read from the data reguiter à sometimes called a pipeline register The main advantage of the microprogrammed control is the fact that once the hadredware configuration is established there should be no need for futer there hardware on wining changes if we want to establish a different control bequerte for the system, all we need for fourther hardware on wining to do i specify a different set of microinstructions for control memory. The hardware configuration should not be changed for different operations; the only thing that must be changed if the more program nextding is control memory. It should use be mentioned that most computers bared on the reduced instruction set computer (RISC).

Address Lequencing

Heroinstructions and stoned is central memory in groups, with each group, specifying a noutine. The transformation from the instruction to code bits to an address in control memory ad whore the noutine is located is referred to as a mapping process A mapping procedure is a rule that the transforms the intruction code into a control memory address I. Incrementing of the control address regulter. 2. Unconditional branch on conditional branch, dependin on status Bit conditions. 3. A mapping process from the bits of the interes. 4. A facility for subroutine call and return

Conditional Branching Special bilisthe branch logie provides dection-making capabilisties in the constrol unit. The status conditions are special bills in the system that provide parameters information such at the correspond of an adder, the star bit of a number. The mode bits of an instruction, and input on output status conditions

Branch Logic: The branch logic hardware may be implemented in a variety of ways. The simplat way it to test the specified condition and branch to the Indicated address if the condition is met; otherwise, the adress reguter is incremented. This can be implemented with a multiplexer Mapping of Dretruction: A special type of branch exists when a microinstruction specifies a branch to the first word is control memory where a microprogram routine for an instruction i located.

the status bits for this type of branch are the bets in the operation could part of the Instruct.

Micrometruction Format The microinstruction format for the control memory is shown in Figure. The 20 bits of the microinstruct are divided into four punctional parts. The three field F1, F2, F3 steely microopenations for the compater. The co field selects status bit condition The BR field specifies the type of branch to be used. The AD field containe a branch address. The address field is seven bits wide since the control memory has 128 = 27 words.

symbol Opcode Deseription 11 10 1514 110pcode 1 Address 0000 ACK ACHMEAJ ADD 0001 Sf (ACKO)Man (PLETA) BRANKH 0010 MEAKAC STORE 0011 ACK M[EA] MEAJKAC EXCHANGE effective Address EA Tes lite FIFZF3CDBRAD F1, F2, F3: Microoperation fields cD: condition for Pocanching BR' Brearch field AD: Address field a microinstruction can specify two simutaneos microoperations from F2& F3 & none from F1

with F2-100

with F3-101

DRE MEAR

and PC + PC+1

Input/output Organisation Modes of data toansferr There are two modes of data toansferr. () Asynchronous mode of data Ivansfer (1) synchronous mode of data transfor. Asynchronores data transfer Mode state in asynchronous data transmission peed bit is added at both end of the Character code. Each character consists of three Parts:-(1) A start bit (11) character bit at cocent the mext the (iu) A Stop bet. > The first bit is called start bit. It is denoted by zero and it indicates the begining of a character. > The Last bit of the characteris stopping always '1's it always indicates the endof a character. The figuerce shows the asynchronous mode of seried comm/n. 1 1 k start->k charcecter ->k stop bet ->[In this mode the cpu regs the interface reg doesn't get clock signal simultaneously

Scanned by CamScanner

A receiver can detect the transmitted character having the following Tknowledge.

* Inthen a character is not being sent

* The initiation of character transmission is always detected by the stat-

the start bit.

a stop bet is detected, When the line return to the one stale (for al least one bet terre).

Synchronous Mode of data transferi-

In this mode both transmitterif neceiver share a common clock frequency

-> Bets are transmitted from the one end to the other end at the tralidedicated by the clock pulse.

-> synchronous transniession doesnies nee statig stop bet to trance a character word.

Moderns are used for synchronou data transfer because it transmits thousands of bits for each circk Pulse.

Roocessor . Then the aexnowl edgement comes to the respective service & the Processing continues. This is called interrupt cyclic.

resterence beta syachronouse Asynchoonous Asynchronous Synchronous alata 1 mata Ivansfer 1scensfer > The cpu register & interreface register daerniget clock signal > The two whet get clock signal simult. similareously -> In alynchronous data -> There is no need of status stopbet. transfer mode there is a a need of starts stop bet to transfer charcocater. > It can be need -> It can be used for short distance transmission for long distance trane niession. -> It depends upon clock -> It does n't sepend Elgral. cepoor clock signal. > Asynchronous -> Synchronous to anenission is very Mode of data transfor complex due to user of is very simple. stort & stop bet. -> It requires to more -> It requires. Less time for terre for transmission to ans necision of of data data. 11 41/000/44 000 000) 00 00 K stat. 47 bity stop bet

Scanned by CamScanner

Ars. ter rpu des. nd adam sin Isolated 170 VS Memorcy Mapped 1/0

* The memory nead and wreite control tener are enabled derring data transferred from the memory or to the c/o devices or in to the memory.

* This configuration of memory isoldes all the \$70 device address from the \$70 mem address which is Known as isolated \$70.

* The isolated configuercation to the cpu has distinct no. of 1/0 instruction & each of the instruction is isolated with the address of the interface register.

* The isolated \$70 method isolates lite Memory address and the \$70 address, so thet the memory address value are not effected by \$70 device address value.

The alternative Method in which the same memory space is used for both Memory address values ITodevice address Value is known as Memory mapped ITo. * In this case the computer one set of read, wreite signal & doesn't isotalibern

memory address & 1/0 address. This configurat ion is referred as Memory Mapped \$70.

A TUBE CHILL YOUNG TO ME OF THE COUNT Subsystem ntion cycle, to study Modes of data transfer The mode of data transfer bet Percephercal devices and memory and

Do Processoo can be classified in to to 3 types.

() Priogrammed \$10

(11) Interrept initiated 1/0

(11) Direct Memory access.

Programmed 410:-

Programmed to operation is. -the result of the \$70 instruction write Henin the computer program, so accordingly data transfer takesplace. -> Vsually the data transferr is beton the cpurregisteris the percephercal devices. -> Toansferring data under the program control requires a constant watch of the Renéphere al by the cpu. -> Once the data + dansferr is instituted the cpois requerced to monitor the interface to see when transfer of data is again made. Intercruept initiated 170:

An alterenative method too the cpu to constantly monitoring the interface brom the computer, when ét is ready to transfer the data.

-> This mode of data I ransfer uses the inderreept Sacility.

-> When the interrupt access the cpu momentariely suspends its tasky accordingly Brot the Priedrity of the device, the data transfer takesplace

Scanned by CamScanner

ion

Direct Memorcy Access :-

Inlihen Large Volume of data are to be moved, a morre efficient technique is required called direct Memory Access cDMA.

and to the ste or access on Inst prograues.

-> DMA involves an additional module in the system Bus.

-> DMA uses Buses Only, when the Processor doesn't need to interiface with the buses, so the DMA module forces the Processor, to suspend its operation tempor. arcitige.

~> When the Processor wants to read/while a block of data set essees & command to the DMA module by sending the following information.

(1) wheather read/write is required. (1) The address of the 1/0 device Envolved.

(11) starcting address of the Memory Location to read/Write. (12) She no. of woods to be read/write -> After the execution of interrupt the interrupt admowledgement signal the interrupt admowledgement signal is ded to the Priority encoder Soom the cpu.

-> The vector address VAD is Providing

blicents. the enterenet access the cru

of the alguite attack

mament ancily buildends Els tasky according

.

· Exptation · · ·

Interrefacing of the devices :=

A hard ware unit that pracys an important role begin the epu and the Percéphenal devices to supervice the 1/0 data to anefer is known as interface

> The 1/0 conterreface Provides a method unet . fore to anster of information beton intermal Storcage and external fodevices.

-> The percephercal completed to a comp needs special common links for interfacing them with the cpu.

The computer has no meaning without the ability to receive enformation form the Percephercal devices or transfer the datapresult towards the percephercal devices. The figure shown below shows the complex link bett the Processor and several percépherial devices Clike Kery-

board, Prienter, magnetic disk, etc).

-> 7



nurse: ants to the work & and Institute design anallelism -> The different percepheral devices are connected to the processor through 1/0 bus with different interchace ckt. > The interface cht dieoder the address and interprete them & control signatic themstor the respective perhipheral devices. -> The control bus provides different control signal for different percepheral device. -> During the address decoding system, ef the intereface cut detect the address same as the address of the perceptional devices other the device will be activated. > The perciphercal device in which the address doesn't match then the device will be inactivated & no operation will takesplace Interrapt Interrept is a system or method in which the computer deviales causpend the task momentariety form what it was being to stop scenning of 70 device date transfer. Adton this it seturns to the current brogram, what it was doing baforre the interscept. interrupt can be handled in sidderen wacey 8 () Daisy chaining Priority intern (1) fonallet Priority interrupt handling method. MAN PARPARA 1 TO

Pipelining

Pipelining is the process of accumulating instruction from the processor through a pipeline. It allows storing and executing instructions in an orderly process. It is also known as **pipeline processing**.

Pipelining is a technique where multiple instructions are overlapped during execution. Pipeline is divided into stages and these stages are connected with one another to form a pipe like structure. Instructions enter from one end and exit from another end.

Pipelining increases the overall instruction throughput.

In pipeline system, each segment consists of an input register followed by a combinational circuit. The register is used to hold data and combinational circuit performs operations on it. The output of combinational circuit is applied to the input register of the next segment.



Pipeline system is like the modern day assembly line setup in factories. For example in a car manufacturing industry, huge assembly lines are setup and at each point, there are robotic arms to perform a certain task, and then the car moves on ahead to the next arm.

Types of Pipeline

It is divided into 2 categories:

- 1. Arithmetic Pipeline
- 2. Instruction Pipeline

Arithmetic Pipeline

Arithmetic pipelines are usually found in most of the computers. They are used for floating point operations, multiplication of fixed point numbers etc. For example: The input to the Floating Point Adder pipeline is:

X = A*2^g

B*2^6

Here A and B are mantissas (significant digit of floating point numbers), while a and b are exponents.

The floating point addition and subtraction is done in 4 parts:

- 1. Compare the exponents.
- 2. Align the mantissas.
- 3. Add or subtract mantissas
- 4. Produce the result.

Registers are used for storing the intermediate results between the above operations.

Instruction Pipeline

In this a stream of instructions can be executed by overlapping fetch, decode and execute phases of an instruction cycle. This type of technique is used to increase the throughput of the computer system.

An instruction pipeline reads instruction from the memory while previous instructions are being executed in other segments of the pipeline. Thus we can execute multiple instructions simultaneously. The pipeline will be more efficient if the instruction cycle is divided into segments of equal duration.

Pipeline Conflicts

There are some factors that cause the pipeline to deviate its normal performance. Some of these factors are given below:

1. Timing Variations

All stages cannot take same amount of time. This problem generally occurs in instruction processing where different instructions have different operand requirements and thus different processing time.

2. Data Hazards

When several instructions are in partial execution, and if they reference same data then the problem arises. We must ensure that next instruction does not attempt to access data before the current instruction, because this will lead to incorrect results.

3. Branching

In order to fetch and execute the next instruction, we must know what that instruction is. If the present instruction is a conditional branch, and its result will lead us to the next instruction, then the next instruction may not be known until the current one is processed.

4. Interrupts

Interrupts set unwanted instruction into the instruction stream. Interrupts effect the execution of instruction.

5. Data Dependency

It arises when an instruction depends upon the result of a previous instruction but this result is not yet available.

Advantages of Pipelining

- 1. The cycle time of the processor is reduced.
- 2. It increases the throughput of the system
- 3. It makes the system reliable.

Disadvantages of Pipelining

- 1. The design of pipelined processor is complex and costly to manufacture.
- 2. The instruction latency is more.

In computer architecture, cache coherence is the uniformity of shared resource data that ends upstored in multiple local caches. When clients in a system maintain caches of a common memory resource, problems may arise with incoherent data, which is particularly the case with CPUs in a multiprocessing system.

In the illustration on the right, consider both the clients have a cached copy of a particular memory block from a previous read. Suppose the client on the bottom updates/changes that memory block, the client on the top could be left with an invalid cache of memory without any notification of the change. Cache coherence is intended to manage such conflicts by maintaining a coherent view of the data values in multiple caches.



Memory Organization

A memory unit is the collection of storage units or devices together. The memory unit stores the binary information in the form of bits. Generally, memory/storage is classified into 2 categories:









The total memory capacity of a computer can be visualized by hierarchy of components. The memory hierarchy system consists of all storage devices contained in a computer system from the slow Auxiliary Memory to fast Main Memory and to smaller Cache memory.

Auxillary memory access time is generally **1000 times** that of the main memory, hence it is at the bottom of the hierarchy.

The **main memory** occupies the central position because it is equipped to communicate. directly with the CPU and with auxiliary memory devices through Input/output processor (I/O).

When the program not residing in main memory is needed by the CPU, they are brought in from auxiliary memory. Programs not currently needed in main memory are transferred into auxiliary memory to provide space in main memory for other programs that are currently in use.

The cache memory is used to store program data which is currently being executed in the CPU. Approximate access time ratio between cache memory and main memory is about 1 to 7~10



Memory Access Methods

Each memory type, is a collection of numerous memory locations. To access data from any memory, first it must be located and then the data is read from the memory location. Following are the methods to access information from memory locations:

- Random Access: Main memories are random access memories, in which each memory location has a unique address. Using this unique address any memory location can be reached in the same amount of time in any order.
- Sequential Access: This <u>methods</u> allows memory access in a sequence or in order.
- Direct Access: In this mode, information is stored in tracks, with each track having a separate read/write head.

Main Memory

T

The memory unit that communicates directly within the CPU, Auxillary memory and Cache memory, is called main memory. It is the central storage unit of the computer system. It is a large and fast memory used to store data during computer operations. Main memory is made up of **RAM** and **ROM**, with RAM integrated circuit chips holing the major share.

- RAM: Random Access Memory
 - DRAM: Dynamic RAM, is made of capacitors and transistors, and must be refreshed every 10~100 ms. It is slower and cheaper than SRAM.
 - **SRAM**: Static RAM, has a six transistor circuit in each cell and retains data, until powered off.
 - NVRAM: Non-Volatile RAM, retains its data, even when turned off. Example: Flash memory.
 - ROM: Read Only Memory, is non-volatile and is more like a permanent storage for information. It also stores the **bootstrap loader** program, to load and start the operating system when computer is turned on **PROM**(Programmable ROM), **EPROM**(Erasable PROM) and **EEPROM**(Electrically Erasable PROM) are some commonly used ROMs.

. 6

Auxiliary Memory

Devices that provide backup storage are called auxiliary memory. For example:Magnetic disks and tapes are commonly used auxiliary devices. Other devices used as auxiliary memory are magnetic drums, magnetic bubble memory and optical disks.

It is not directly accessible to the CPU, and is accessed using the Input/Output channels.

Cache Memory

The data or contents of the main memory that are used again and again by <u>CPU</u>, are stored in the cache memory so that we can easily access that data in shorter time.

Whenever the CPU needs to access memory, it first checks the cache memory. If the data is not found in cache memory then the CPU moves onto the main memory. It also

transfers block of recent data into the cache and keeps on deleting the old data in cache to accomodate the new one.

Hit Ratio

The performance of cache memory is measured in terms of a quantity called **hit ratio**. When the CPU refers to memory and finds the word in cache it is said to produce a **hit**. If the word is not found in cache, it is in main memory then it counts as a **miss**.

The ratio of the number of hits to the total CPU references to memory is called hit ratio.

Hit Ratio = Hit/(Hit + Miss)

Associative Memory

It is also known as **content addressable memory (CAM)**. It is a memory chip in which each bit position can be compared. In this the content is compared in each bit cell which allows very fast table lookup. Since the entire chip can be compared, contents are randomly stored without considering addressing scheme. These chips have less storage capacity than regular memory chips.

Memory Mapping

The transformation of data from main memory to cache memory is called mapping. There are 3 main types of mapping:

- Associative Mapping
- Direct Mapping
- Set Associative Mapping

Associative Mapping

The associative memory stores both address and data. The address value of 15 bits is 5 digit octal numbers and data is of 12 bits word in 4 digit octal number. A CPU address of 15 bits is placed in **argument register** and the associative memory is searched for matching address.


Direct Mapping

The CPU address of 15 bits is divided into 2 fields. In this the 9 least significant bits constitute the **index** field and the remaining 6 bits constitute the **tag** field. The number of bits in index field is equal to the number of address bits required to access cache memory.

and the second	6 bits	9 bits
	Tag	Index

Set Associative Mapping

The disadvantage of direct mapping is that two words with same index address can't reside in cache memory at the same time. This problem can be overcome by set associative mapping.

In this we can store two or more words of memory under the same index address. Each data word is stored together with its tag and this forms a set.

Tag	Data	Address
The second		

Replacement Algorithms

Data is continuously replaced with new data in the cache memory using replacement algorithms. Following are the 2 replacement algorithms used:

- FIFO First in First out. Oldest item is replaced with the latest item.
- LRU Least Recently Used. Item which is least recently used by CPU is removed.

Virtual Memory

Virtual memory is the separation of logical memory from physical memory. This separation provides large virtual memory for programmers when only small physical memory is available.

Virtual memory is used to give programmers the illusion that they have a very large memory even though the computer has a small main memory. It makes the task of programming easier because the programmer no longer needs to worry about the amount of physical memory available.



CPU BASICS:

The central processing unit (CPU) in your computer does the computational work—running programs, basically. But modern CPUs offer features like multiple cores and hyper-threading. Some PCs even use multiple CPUs. We're here to help sort it all out.

The clock speed for a CPU used to be enough when comparing performance. Things aren't so simple anymore. A CPU that offers multiple cores or hyper-threading may perform significantly better than a single-core CPU of the same speed that doesn't feature hyper-threading. And PCs with multiple CPUs can have an even bigger advantage. All of these features are designed to allow PCs to more easily run multiple processes at the same time—increasing your performance when multitasking or under the demands of powerful apps like video encoders and modern games. So, let's take a look at each of these features and what they might mean to you.

Hyper-Threading

Hyper-threading was Intel's first attempt to bring parallel computation to consumer PCs. It debuted on desktop CPUs with the Pentium 4 HT back in 2002. The Pentium 4's of the day featured just a single CPU core, so it could really only perform one task at a time—even if it was able to switch between tasks quickly enough that it seemed like multitasking. Hyper-threading attempted to make up for that.

A single physical CPU core with hyper threading appears

Scanned by CamScanner

A single physical CPU core with hyper-threading appears as two logical CPUs to a operating system. The CPU is still a single CPU, so it's a little bit of a cheat. While the operating system sees two CPUs for each core, the actual CPU hardware only has single set of execution resources for each core. The CPU pretends it has more cores than it does, and it uses its own logic to speed up program execution. In other words, the operating system is tricked into seeing two CPUs for each actual CPU core.

Hyper-threading allows the two logical CPU cores to share physical execution resources. This can speed things up somewhat—if one virtual CPU is stalled and waiting, the other virtual CPU can borrow its execution resources. Hyper-threading can help speed your system up, but it's nowhere near as good as having actual additional cores.

Thankfully, hyper-threading is now a "bonus." While the original consumer processors with hyper-threading only had a single core that masqueraded as multiple cores, modern Intel CPUs now have both multiple cores and hyper-threading technology. Your dual-core CPU with hyper-threading appears as four cores to your operating system, while your quad-core CPU with hyper-threading appears as eight cores. Hyper-

threading is no substitute for additional cores, but a dual-core CPU with hyper-threading should perform better than a dual-core CPU without hyper-threading.

Multiple Cores

Originally, CPUs had a single core. That meant the physical CPU had a single central processing unit on it. To increase performance, manufacturers add additional "cores," or central processing units. A dual-core CPU has two central processing units, so it appears to the operating system as two CPUs. A CPU with two cores, for example, could run two different processes at the same time. This speeds up your system, because your computer can do multiple things at once.

Unlike hyper-threading, there are no tricks here — a dual-core CPU literally has two central processing units on the CPU chip. A quad-core CPU has four central processing units, an octa-core CPU has eight central processing units, and so on.

This helps dramatically improve performance while keeping the physical CPU unit small so it fits in a single socket. There only needs to be a single CPU socket with a single CPU unit inserted into it—not four different CPU sockets with four different CPUs, each needing their own power, cooling, and other hardware. There's less latency because the cores can communicate more quickly, as they're all on the same chip.

Windows' Task Manager shows this fairly well. Here, for example, you can see that this system has one actual CPU (socket) and four cores. Hyperthreading makes each core look like twp CPUs to the operating system, so it shows 8 logical processors

Scanned by CamScanner

Multiple CPUs

Most computers only have a single CPU. That single CPU may have multiple cores or hyper-threading technology—but it's still only one physical CPU unit inserted into a single CPU socket on the motherboard.

Before hyper-threading and multi-core CPUs came around, people attempted to add additional processing power to computers by adding additional CPUs. This requires a motherboard with multiple CPU sockets. The motherboard also needs additional hardware to connect those CPU sockets to the RAM and other resources. There's a lot of overhead in this kind of setup. There's additional latency if the CPUs need to communicate with each other, systems with multiple CPUs consume more power, and the motherboard needs more sockets and hardware.

Systems with multiple CPUs aren't very common among home-user PCs today. Even a high-powered gaming desktop with multiple graphics cards will generally only have a

Scanned by CamScanner

single CPU. You'll find multiple CPU systems among supercomputers, servers, and similar high-end systems that need as much number-crunching power as they can get.

The more CPUs or cores a computer has, the more things it can do at once, helping improve performance on most tasks Most computers now have CPUs with multiple cores—the most efficient option we've discussed. You'll even find CPUs with multiple cores on modern smartphones and tablets. Intel CPUs also feature hyper-threading, which is kind of a bonus. Some computers that need a large amount of CPU power may have multiple CPUs, but it's much less efficient than it sounds.

Multiple-Processor Scheduling in Operating System

In multiple-processor scheduling multiple CPU's are available and hence Load Sharing becomes possible. However multiple processor scheduling is more complex as compared to single processor scheduling. In multiple processor scheduling there are cases when the processors are identical i.e. HOMOGENEOUS, in terms of their functionality, we can use any processor available to run any process in the queue.

Approaches to Multiple-Processor Scheduling -

One approach is when all the scheduling decisions and I/O processing are handled by a single processor which is called the **Master Server** and the other processors executes only the **user code**. This is simple and reduces the need of data sharing. This entire scenario is called **Asymmetric Multiprocessing**.

A second approach uses **Symmetric Multiprocessing** where each processor is **self scheduling**. All processes may be in a common ready queue or each processor may have its own private queue for ready processes. The scheduling proceeds further by having the scheduler for each processor examine the ready queue and select a process to execute.

Processor Affinity -

Processor Affinity means a processes has an **affinity** for the processor on which it is currently running.

When a process runs on a specific processor there are certain effects on the cache memory. The data most recently accessed by the process populate the cache for the processor and as a result successive memory access by the process are often satisfied in the cache memory. Now if the process migrates to another processor, the contents of the cache memory must be invalidated for the first processor and the cache for the second processor must be repopulated. Because of the high cost of invalidating and repopulating caches, most of the SMP(symmetric multiprocessing) systems try to avoid

migration of processes from one processor to another and try to keep a process running on the same processor. This is known as processor affinity. There are two types of processor affinity:

- 1. **Soft Affinity** When an operating system has a policy of attempting to keep a process running on the same processor but not guaranteeing it will do so, this situation is called soft affinity.
- Hard Affinity Hard Affinity allows a process to specify a subset of processors on which it may run. Some systems such as Linux implements soft affinity but also provide some system calls like *sched_setaffinity()* that supports hard affinity.

Load Balancing -

Load Balancing is the **phenomena** which keeps the **workload** evenly **distributed** across all processors in an SMP system. Load balancing is necessary only on systems where each processor has its own private queue of process which are eligible to execute. Load balancing is unnecessary because once a processor becomes idle it immediately extracts a runnable process from the common run queue. On SMP(symmetric multiprocessing), it is important to keep the workload balanced among all processors to fully utilize the benefits of having more than one processor else one or more processor will sit idle while other processors have high workloads along with lists of processors awaiting the CPU. There are two general approaches to load balancing.

- 1. **Push Migration** In push migration a task routinely checks the load on each processor and if it finds an imbalance then it evenly distributes load on each processors by moving the processes from overloaded to idle or less busy processors.
- 2. Pull Migration Pull Migration occurs when an idle processor pulls a waiting task from a busy processor for its execution.

Multicore Processors -

In multicore processors **multiple processor** cores are places on the same physical chip. Each core has a register set to maintain its architectural state and thus appears to the operating system as a separate physical processor. **SMP systems** that use multicore processors are faster and consume **less power** than systems in which each processor has its own physical chip.

However multicore processors may complicate the scheduling problems. When processor accesses memory then it spends a significant amount of time waiting for the data to become available. This situation is called **MEMORY STALL**. It occurs for various reasons such as cache miss, which is accessing the data that is not in the cache memory. In such cases the processor can spend upto fifty percent of its time waiting for data to become available from the memory. To solve this problem recent hardware designs have implemented multithreaded processor cores in which two or

more hardware threads are assigned to each core. Therefore if one thread stalls while waiting for the memory, core can switch to another thread. There are two ways to multithread a processor :

4

- Coarse-Grained Multithreading In coarse grained multithreading a thread executes on a processor until a long latency event such as a memory stall occurs, because of the delay caused by the long latency event, the processor must switch to another thread to begin execution. The cost of switching between threads is highas the instruction pipeline must be terminated before the other thread can begin execution on the processor core. Once this new thread begins execution it begins filling the pipeline with its instructions.
- Fine-Grained Multithreading This multithreading switches between threads at a much finer level mainly at the boundary of an instruction cycle. The architectural design of fine grained systems include logic for thread switching and as a result the cost of switching between threads is small.

. 6

Virtualization and Threading –

In this type of multiple-processor scheduling even a single CPU system acts like a multiple-processor system. In a system with Virtualization, the virtualization presents one or more virtual CPU to each of virtual machines running on the system and then schedules the use of physical CPU among the virtual machines. Most virtualized environments have one host operating system and many guest operating systems. The host operating system creates and manages the virtual machines. Each virtual machine has a guest operating system installed and applications run within that guest Each quest operating system may be assigned for specific use cases applications or users including time sharing or even real-time operation. Any guest operating-system scheduling algorithm that assumes a certain amount of progress in a given amount of time will be negatively impacted by the virtualization. A time sharing operating system tries to allot 100 milliseconds to each time slice to give users a reasonable response time. A given 100 millisecond time slice may take much more than 100 milliseconds of virtual CPU time. Depending on how busy the system is, the time slice may take a second or more which results in a very poor response time for users logged into that virtual machine. The net effect of such scheduling layering is that individual virtualized operating systems receive only a portion of the available CPU cycles, even though they believe they are receiving all cycles and that they are scheduling all of those cycles Commonly, the time-of-day clocks in virtual machines are incorrect because timers take no longer to trigger than they would on dedicated CPU's.

Virtualizations can thus undo the good scheduling-algorithm efforts of the operating systems within virtual machines.